

REMARKS

Careful review and examination of the subject application are noted and appreciated.

SUPPORT FOR CLAIM AMENDMENTS

Support for amended claims 1-2, 4, 10, 14-16 and 19 can be found in the drawings as originally filed, for example, FIGS. 2-4. As such, no new matter was added. Support for new claim 22 can be found in the drawings as originally filed, for example, on FIGS. 2-4. As such, no new matter was added.

CLAIM REJECTIONS UNDER 35 U.S.C. §103

The rejection of claims 1-3, 6-8, 10-12, 14-16 and 21 under 35 U.S.C. §103(a) as being unpatentable over Hamdi (U.S. Patent No. 6,408,351) in view of Okamura (U.S. Patent Publication No. 2001/0021659) has been obviated and should be withdrawn.

Hamdi teaches a host modem having a peripheral codec powered by a peripheral bus (Title). Okamura teaches a method and system for connecting a mobile communication unit to a personal computer (Title).

In contrast, the present invention provides an apparatus comprising a transceiver circuit. The transceiver circuit comprises a multiplexer circuit and a plurality of bus input/outputs (I/Os). The transceiver circuit may be configured to

directly couple (i) an analog input signal to the bus I/Os with the multiplexer circuit when the bus I/Os are in a first state and (ii) a plurality of first digital signals to the bus I/Os with the multiplexer circuit when the bus I/Os are in a second state. The multiplexer circuit may be configured to present/receive (i) an analog output signal on an input/output when in the first state and (ii) the plurality of first digital signals on the input/output when in the second state. Claims 14 and 15 provide similar limitations. Hamdi or Okamura, alone or in combination, do not teach or suggest such limitations.

In particular, Hamdi fails to disclose a transceiver circuit configured to couple an analog signal to the bus I/Os with a multiplexer circuit. Hamdi also fails to disclose a transceiver circuit configured to directly couple a plurality of first digital signals to the bus I/Os with the multiplexer circuit. The Examiner agrees with this position (see page 2, lines 7-8 of the second paragraph marked "1"). Okamura fails to cure the deficiencies of Hamdi.

In particular, Okamura fails to teach a multiplexer configured to present/receive (i) an analog output signal on an input/output when in said first state and (ii) the plurality of first digital signals on the input/output when in the second state, as presently claimed. At best, Okamura teaches switching circuitry 40. However, the switching circuitry of Okamura is not the same as

the claimed multiplexer circuit. In particular, the claimed multiplexer circuit presents/receives an analog output signal when in a first state and a first plurality of digital signals on an input/output when in a second state. The switching circuitry 40 of Okamura presents/receives **only** analog signals on paths 51 and 52 (see FIG. 3 of Okamura). Additionally, Okamura merely teaches that the switching circuitry 40 presents/receives **only** digital signals via connector ports a, b, c, d, e, f, g, h, i and j (see FIG. 3). Clearly Okamura has separate outputs for the analog and digital signals. In particular, the switching circuitry 40 presents/receives analog signals on the paths 51 and 52 and the digital signals on the connector ports a, b, c, d, e, f, g, h, i and j. The separate ports of Okamura are present regardless of any states. As such, Okamura fails to teach or suggest a multiplexer circuit configured to present/receive an analog output signal when in a first state and a plurality of first digital signals when in a second state, on an input/output of the multiplexer circuit, as presently claimed. Therefore, the presently claimed invention is fully patentable over Hamdi and Okamura, alone or in combination and the rejection should be withdrawn.

Regarding claim 7, the Office Action asserts that Hamdi teaches a second circuit configured to determine the state of bus I/Os (see Office Action, page 3). However, Hamdi provides no support for such an assertion. Hamdi merely teaches a peripheral

bus that provides a data path and a power source to the modem codec board (see Hamdi, column 13, lines 39-41). It is unclear how a peripheral bus that provides a data path and a power source is the same as the presently claimed second circuit configured to determine that state of the bus I/Os. Clearly, Hamdi fails to teach or suggest a second circuit configured to determine the state of the bus I/Os, as presently claimed. Therefore, claim 7 is independently patentable over the cited references and the rejection should be withdrawn.

The rejection of claims 4, 13, 17, 18 and 20 as being unpatentable over Hamdi (U.S. Patent No. 6,408,351) and Okamura (U.S. Patent Publication No. 2001/021659) in further view of the background has been obviated and should be withdrawn. Claims 4, 13, 17, 18 and 20 depend, directly or indirectly, from claim 1 or claim 15, which are now believed to be allowable.

Accordingly, the present application is in condition for allowance. Early and favorable action by the Examiner is respectfully solicited.

The Examiner is respectfully invited to call the Applicants' representative should it be deemed beneficial to further advance prosecution of the application.

If any additional fees are due, please charge our office
Account No. 50-0541.

Respectfully submitted,

CHRISTOPHER P. MAIORANA, P.C.

Christopher P. Maiorana
Registration No. 42,829
24840 Harper Avenue, Suite 100
St. Clair Shores, MI 48080
(586) 498-0670

Dated: September 26, 2005

Docket No.: 0325.00529